//
sign in
Post
by @danabra.mov
PostEmbed
by @danabra.mov
Record
by @jimpick.com
Record
by @atsui.org
+ new component
Post
Really interesting talks by Yiftach from @nextsilicon.com about the Arbel #riscv core and wider plan for large core count CPU at #RISCVSummit . He even had a physical Arbel-based CPU with him to show.
2d
Nick Brown